|
TIME_BLOCK | |
| Altered Filename TIME_BLOCK.vhd |
Orginal Filename /tnfs/v3/amoor/hw1/behv/time_block.vhd |
|
Description : | |
|
Authors and Owners | |
|
Synopsys | |
|
Functional Description | |
|
This is a higherlevel block that connects parts of the timekeeping system. | |
|
Application Intent | |
|
Alarm Clock | |
|
Interface Specifications | |
|
4 singlebit inputs, 2 buffered integer I/O, 1 buffered singlebit I/O. | |
|
Testing : | |
|
Altera Version 9.4 Synthesized : Yes Altera Version number Simulated : No Viewlogic Synthesized : Yes FPGA Express Synthesized : No | |
|
Results : | |
|
Altera Synthesis Report File Simulation Vector Test File Simulation Results Table Logic Cells= 68 | |